Among the new collaborations is an agreement with automotive software specialist Elektrobit. Quintauris said the partnership ...
The ESP32 S31 Devkit brings a 320 MHz dual-core RISC-V processor to your next IoT project. Find out if the missing 5 GHz ...
The open-source YuzukiNeko development board combines a RISC-V multimedia SoC, 16 MiB PSRAM and 16 MiB NOR Flash in a ...
Earlier this month, Qualcomm announced it was working with Google on a RISC-V Wear OS chip. The Android team today provided an update on RISC-V adoption, including an initial timeline and emulator ...
RISC-V, the open-standard Instruction Set Architecture (ISA) conceived by UC Berkeley developers in 2010, is going from strength to strength. The RISC in RISC-V stands for Reduced Instruction Set ...
From the Institute of Computing Technology division of the Chinese Academy of Sciences and Peng Cheng Laboratory comes a high-performance and well-documented RISC-V core called XiangShan. In the Git ...
ARM is the most successful microprocessor architecture on the planet, with its licensees shipping billions of chips a year. But a rival has emerged in the past few years called RISC-V, a new kind of ...
You may have heard of RISC-V -- usually pronounced 'risk-five' -- it's an instruction set architecture originally designed to support computer architecture research and education but which has evolved ...
Forbes contributors publish independent expert analyses and insights. Marco Chiappetta is a technologist who covers semiconductors and AI. In recent years, the RISC-V architecture has gained ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results